summaryrefslogtreecommitdiffstats
path: root/drivers/clk
Commit message (Expand)AuthorAgeFilesLines
* clk: bcm2835: Protect sections updating shared registersBoris Brezillon2018-03-191-0/+4
* clk: bcm2835: Fix ana->maskX definitionsBoris Brezillon2018-03-191-4/+4
* clk: aspeed: Prevent reset if clock is enabledEddie James2018-03-151-12/+17
* clk: aspeed: Fix is_enabled for certain clocksEddie James2018-03-151-1/+2
* clk: qcom: msm8916: Fix return value check in qcom_apcs_msm8916_clk_probe()Wei Yongjun2018-03-121-3/+2
* clk: hisilicon: hi3660：Fix potential NULL dereference in hi3660_stub_clk_pr...Wei Yongjun2018-03-121-0/+2
* Merge branch 'clk-helpers' (early part) into clk-fixesStephen Boyd2018-03-121-1/+3
|\
| * clk: fix determine rate error with pass-through clockJerome Brunet2018-03-121-1/+3
* | Merge branch 'clk-phase' into clk-fixesStephen Boyd2018-03-121-1/+4
|\ \
| * | clk: update cached phase to respect the fact when setting phaseShawn Lin2018-03-111-1/+4
* | | Merge tag 'ti-clk-fixes-4.16' of https://github.com/t-kristo/linux-pm into cl...Stephen Boyd2018-03-123-2/+4
|\ \ \
| * | | clk: ti: am43xx: add set-rate-parent support for display clkctrl clockTero Kristo2018-03-081-1/+1
| * | | clk: ti: am33xx: add set-rate-parent support for display clkctrl clockTero Kristo2018-03-081-1/+1
| * | | clk: ti: clkctrl: add support for CLK_SET_RATE_PARENT flagTero Kristo2018-03-081-0/+2
| |/ /
* | | Merge tag 'clk-imx-fixes-4.16' of git://git.kernel.org/pub/scm/linux/kernel/g...Stephen Boyd2018-03-121-3/+17
|\ \ \
| * | | clk: imx51-imx53: Fix UART4/5 registration on i.MX50 and i.MX53Fabio Estevam2018-02-221-3/+17
| |/ /
* | | Merge tag 'sunxi-clk-fixes-for-4.16' of https://git.kernel.org/pub/scm/linux/...Stephen Boyd2018-03-121-3/+3
|\ \ \ | |_|/ |/| |
| * | clk: sunxi-ng: a31: Fix CLK_OUT_* clock opsChen-Yu Tsai2018-02-191-3/+3
| |/
* / clk: migrate the count of orphaned clocks at initJerome Brunet2018-03-121-16/+21
|/
* Merge tag 'mips_4.16' of git://git.kernel.org/pub/scm/linux/kernel/git/jhogan...Linus Torvalds2018-02-075-18/+566
|\
| * clk: Add Ingenic jz4770 CGU driverPaul Cercueil2018-01-182-0/+484
| * clk: ingenic: Add code to enable/disable PLLsPaul Cercueil2018-01-181-15/+74
| * clk: ingenic: support PLLs with no bypass bitPaul Cercueil2018-01-182-1/+4
| * clk: ingenic: Fix recalc_rate for clocks with fixed dividerPaul Cercueil2018-01-181-0/+2
| * clk: ingenic: Use const pointer to clk_ops in structPaul Cercueil2018-01-182-2/+2
* | Merge tag 'clk-for-linus' of git://git.kernel.org/pub/scm/linux/kernel/git/cl...Linus Torvalds2018-02-01105-5767/+11752
|\ \
| | \
| | \
| | \
| | \
| | \
| | \
| *-----. \ Merge branches 'clk-aspeed', 'clk-lock-UP', 'clk-mediatek' and 'clk-allwinner...Stephen Boyd2018-01-2615-104/+929
| |\ \ \ \ \
| | | | | * | clk: sunxi-ng: a83t: Add M divider to TCON1 clockJernej Škrabec2018-01-031-2/+2
| | | | | * | clk: sunxi-ng: fix the A64/H5 clock description of DE2 CCUIcenowy Zheng2017-12-291-3/+3
| | | | | * | clk: sunxi-ng: add support for Allwinner H3 DE2 CCUIcenowy Zheng2017-12-291-0/+47
| | | | | * | clk: sunxi-ng: sun8i: a83t: Use sigma-delta modulation for audio PLLChen-Yu Tsai2017-12-081-1/+10
| | | | | * | clk: sunxi-ng: sun8i: a83t: Add /2 fixed post divider to audio PLLChen-Yu Tsai2017-12-081-3/+6
| | | | | * | clk: sunxi-ng: Support fixed post-dividers on NM style clocksChen-Yu Tsai2017-12-082-13/+39
| | | | | * | clk: sunxi-ng: sun50i: a64: Add 2x fixed post-divider to MMC module clocksChen-Yu Tsai2017-12-071-20/+37
| | | | | * | clk: sunxi-ng: Support fixed post-dividers on MP style clocksChen-Yu Tsai2017-12-072-2/+42
| | | | | * | clk: sunxi: Use PTR_ERR_OR_ZERO()Vasyl Gomonovych2017-11-301-4/+1
| | | | | |/
| | | | * | clk: mediatek: adjust dependency of reset.c to avoid unexpectedly being builtSean Wang2018-01-103-9/+2
| | | | * | clk: mediatek: Fix all warnings for missing struct clk_onecell_dataSean Wang2017-12-261-0/+1
| | | | * | clk: mediatek: fixup test-building of MediaTek clock driversSean Wang2017-12-211-1/+1
| | | | * | clk: mediatek: group drivers under indpendent menuSean Wang2017-12-211-46/+50
| | | | |/
| | | * / clk: fix reentrancy of clk_enable() on UP systemsDavid Lechner2018-01-101-1/+9
| | | |/
| | * | clk: aspeed: Handle inverse polarity of USB port 1 clock gateBenjamin Herrenschmidt2018-01-261-3/+12
| | * | clk: aspeed: Fix return value check in aspeed_cc_init()Wei Yongjun2018-01-261-1/+1
| | * | clk: aspeed: Add reset controllerJoel Stanley2018-01-261-1/+81
| | * | clk: aspeed: Register gated clocksJoel Stanley2018-01-261-0/+130
| | * | clk: aspeed: Add platform driver and register PLLsJoel Stanley2018-01-261-0/+130
| | * | clk: aspeed: Register core clocksJoel Stanley2018-01-261-0/+177
| | * | clk: Add clock driver for ASPEED BMC SoCsJoel Stanley2018-01-263-0/+154
| | |/
| | |
| | \
| | \
| | \
| | \
| | \
| *-----. \ Merge branches 'clk-remove-asm-clkdev', 'clk-debugfs-fixes', 'clk-renesas' an...Stephen Boyd2018-01-2621-163/+1276
| |\ \ \ \ \
| | | | | * | clk: meson-axg: fix potential NULL dereference in axg_clkc_probe()weiyongjun (A)2018-01-101-0/+2
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-30 03:09:42 +0000