summaryrefslogtreecommitdiffstats
path: root/src/include/cpu
Commit message (Expand)AuthorAgeFilesLines
* include/cpu/x86/mp.h: Remove indirect includeArthur Heymans2021-11-301-1/+0
* src/cpu,soc/amd/common/block/cpu: Add preload_microcodeRaul E Rangel2021-11-291-0/+1
* soc/intel/common: Include Alder Lake-N device IDsUsha P2021-11-291-0/+1
* cpu/amd/mtrr: Remove topmem global variablesArthur Heymans2021-11-031-4/+10
* cpu/amd/mtrr/amd_mtrr.c: Remove unused functionsArthur Heymans2021-11-031-1/+0
* src/cpu: drop CPU_X86_CACHE_HELPER and x86_enable_cache wrapper functionFelix Held2021-10-261-2/+0
* cpu/x86/mp_init: use cb_err as status return type in remaining functionsFelix Held2021-10-221-6/+5
* cpu/x86/mp_init: use cb_err as mp_init_with_smm return typeFelix Held2021-10-211-7/+5
* cpu/x86/lapic: Drop xapic_write_atomic()Kyösti Mälkki2021-10-181-14/+3
* arch/x86,cpu/x86: Introduce new method for accessing cpu_infoRaul E Rangel2021-10-051-0/+2
* src/acpi to src/lib: Fix spelling errorsMartin Roth2021-10-051-1/+1
* soc/intel/alderlake: Add CPU ID 0x906a4Meera Ravindranath2021-09-301-0/+1
* soc/intel: Add TGL-H CPUIDJeremy Soller2021-08-241-0/+1
* soc/intel/common/block/cpu: Introduce CAR_HAS_L3_PROTECTED_WAYS KconfigSubrata Banik2021-08-161-0/+1
* soc/intel/common: Calculate and configure SF Mask 2Subrata Banik2021-08-151-0/+2
* Move post_codes.h to commonlib/console/Ricardo Quesada2021-08-041-1/+1
* include/cpu: Remove one space from bitfield macro definitionSubrata Banik2021-07-241-1/+1
* include/cpu: Use tab instead of spaceSubrata Banik2021-07-241-5/+5
* cpu/intel: Add dedicated file to grow Intel CPUIDsSubrata Banik2021-07-171-0/+57
* include/cpu/amd/msr: don't redefine the IA32_BIOS_SIGN_ID MSRFelix Held2021-07-161-1/+0
* include/cpu/amd/msr: add and use MC_CTL_MASK macroFelix Held2021-07-141-2/+1
* include/cpu/x86/msr: move MC0_CTL_MASK to include/cpu/amd/msrFelix Held2021-07-142-1/+1
* include/cpu/x86/msr: add mca_clear_status functionFelix Held2021-07-141-0/+10
* include/cpu/x86/msr: introduce IA32_MC_*(x) macrosFelix Held2021-07-141-0/+4
* include/cpu/x86/msr: add IA32_ prefix to MC0_ADDR and MC0_MISCFelix Held2021-07-141-2/+2
* include/cpu/x86/msr: fix MCG_CTL_P definitionFelix Held2021-07-121-1/+1
* include/cpu/x86/msr: add mca_get_bank_count functionFelix Held2021-07-121-0/+7
* arch/x86: Use ENV_X86_64 instead of _x86_64_Patrick Rudolph2021-07-061-1/+1
* Asm code: Use NO_EARLY_BOOTBLOCK_POSTCODES to remove Asm port80sMartin Roth2021-06-251-1/+1
* soc/intel/car: Add support for bootguard CARArthur Heymans2021-06-221-0/+3
* soc/intel/common: Add InSMM.STS supportAngel Pons2021-06-211-0/+2
* soc/intel/common/block/smm: Add `mainboard_smi_finalize`Aseda Aboagye2021-06-191-0/+1
* cpu/intel/msr.h: Sort MSRs in ascending orderAngel Pons2021-06-151-4/+4
* cpu/intel/msr.h: Add license headerAngel Pons2021-06-151-0/+2
* cpu/x86/lapic: Replace LOCAL_APIC_ADDR referencesKyösti Mälkki2021-06-111-6/+1
* cpu/x86/lapic: Drop read/write_around aliasesKyösti Mälkki2021-06-101-3/+0
* cpu/x86/lapic: Separate stop_this_cpu()Kyösti Mälkki2021-06-101-1/+1
* cpu/x86/lapic: Add lapic_busy() helperArthur Heymans2021-06-101-2/+10
* cpu/x86/lapic: Add lapic_send_ipi() helperArthur Heymans2021-06-101-1/+14
* cpu/x86/lapic: Do not inline some utility functionsKyösti Mälkki2021-06-101-34/+3
* cpu/x86/lapic: Add lapic_update32() helperKyösti Mälkki2021-06-101-0/+19
* cpu/x86/lapic: Regroup LAPIC accessorsKyösti Mälkki2021-06-101-42/+62
* cpu/x86/lapic: Add Kconfig choice LAPIC_ACCESS_MODEKyösti Mälkki2021-06-091-0/+6
* cpu/x86/lapic: Declare start_cpu() staticKyösti Mälkki2021-06-071-3/+0
* cpu/x86/entry16.S: Make Intel CBnT TOCTOU safeArthur Heymans2021-05-281-0/+10
* *x86: fix x2apic mode boot issueWonkyu Kim2021-05-102-3/+5
* cpu/x86/msr: introduce helpers msr_read, msr_writeMichael Niewöhner2021-04-301-0/+26
* cpu/x86/smm_loaderv2: Use the permanent stack top during relocationArthur Heymans2021-04-191-1/+1
* *x86: Support x2apic modeWonkyu Kim2021-04-153-4/+58
* cpu/x86/mp_init.c: Drop unnecessary preprocessor usageArthur Heymans2021-03-191-2/+0
generated by cgit v1.2.3 (git 2.25.1) at 2024-06-14 04:47:56 +0000