summaryrefslogtreecommitdiffstats
path: root/src/soc/intel/common/block/pcie
Commit message (Expand)AuthorAgeFilesLines
* soc/intel/common/acpi: Support on/off PCIe CLK by P2SBKane Chen2023-07-182-5/+42
* soc/intel/common: Add RPP-S PCI IDsJeremy Soller2023-05-231-0/+28
* soc/intel/cmn/pcie: Allow SoC to overwrite snoop/non-snoop latencyBora Guvendik2023-05-102-2/+14
* soc/intel/common/block/pcie/rtd3: Fix source clock check condition for PM methodCliff Huang2023-04-201-2/+3
* soc/intel/common/rtd3: Use D3COLD_SUPPORT to set max sleep stateSean Rhodes2023-04-201-1/+4
* Revert "soc/intel/rtd3: Hook up supported states to Kconfig"Michael Niewöhner2023-04-121-4/+1
* soc/intel/common/block/pcie/rtd3: Add root port mutex supportCliff Huang2023-04-052-2/+32
* soc/intel/rtd3: Hook up supported states to KconfigSean Rhodes2023-02-201-1/+4
* soc/intel/common/block/pcie/rtd3: Fix root port _ON logicCliff Huang2023-02-161-8/+7
* src/soc/intel/common/block/pcie/rtd3: Fix root port _STA logicCliff Huang2023-02-091-15/+30
* treewide: Remove duplicated include <device/pci.h>Elyes Haouas2023-02-011-1/+0
* soc/intel/cmn/block/pcie: Make ASPM configurableMaximilian Brune2023-01-251-1/+3
* soc/intel/cmn/block/{pcie/rtd3,usb4}: Use helper functions for _DSDKapil Porwal2022-12-051-33/+5
* soc/intel/cmn/block/pcie/rtd3: Add support for ACPI DmaPropertyKapil Porwal2022-11-292-0/+9
* {soc/intel/cmn/pcie, mb/google/volteer}: Rename `is_external` variableKapil Porwal2022-11-292-2/+2
* soc/intel/common/block/pcie/rtd3: Skip Power On if _STA returns 1Kane Chen2022-11-071-2/+22
* soc: Add SPDX license headers to MakefilesMartin Roth2022-10-312-0/+2
* soc/intel/common: Clean up includesElyes Haouas2022-10-251-1/+3
* soc/intel/skylake: Assign device ops in chipset devicetreeNico Huber2022-09-151-58/+2
* soc/intel: Add Raptor Lake device IDsBora Guvendik2022-05-161-0/+3
* soc/intel/common: Include Meteor Lake device IDsWonkyu Kim2022-03-091-0/+12
* src: Make PCI ID define names shorterFelix Singer2022-03-071-303/+303
* intelblocks/pcie: Correct mapping between LCAP port and coreboot indexMAULIK V VAGHELA2022-02-251-6/+11
* soc/intel/common/block/pcie/rtd3: Fix bit checksAngel Pons2022-02-151-6/+6
* soc/intel/common: Re-use Alder Lake-M device IDs for Alder Lake-NUsha P2022-02-111-7/+7
* treewide: Remove "ERROR: "/"WARN: " prefixes from log messagesJulius Werner2022-02-071-1/+1
* soc/intel/common/block/pcie/rtd3: Add optional _OFF and _ON skip controlCliff Huang2022-02-072-0/+62
* soc/intel/common/block/pcie/rtd3: Add PM methods to the device.Cliff Huang2022-02-072-0/+100
* intel/common/block/pcie: Add NULL/count check in pcie_rp_update_devtreeMAULIK V VAGHELA2022-01-311-0/+3
* soc/intel/common: Include Alder Lake-N device IDsUsha P2022-01-251-0/+2
* soc/intel/common/block/pcie/rtd3: Fix PMC IPC method for CPU PCIe RPTim Wawrzynczak2022-01-241-1/+1
* soc/intel/common/block/pcie/rtd3: Update ACPI methods for CPU PCIe RPsTim Wawrzynczak2022-01-071-11/+29
* soc/intel/common/block/pcie/rtd3: Add ModPHY power gate support for RTD3Tim Wawrzynczak2021-12-131-5/+79
* soc/intel/common/block/pcie: Add ADL-P CPU PCIe Device IDsTracy Wu2021-11-121-0/+3
* soc/intel/common: Add TGL-H PCI IDsJeremy Soller2021-08-191-0/+24
* soc/intel/common/pcie/rtd3: Update _S0W to use symbol instead of 4Tim Wawrzynczak2021-08-091-1/+1
* soc/intel: Rename 200-series PCH device IDsAngel Pons2021-04-281-24/+24
* soc/intel/alderlake: rename CONFIG_MAX_PCIE_CLOCKS to CONFIG_MAX_PCIE_CLOCK_SRCRizwan Qureshi2021-04-211-1/+1
* acpi/acpigen.h: Add more intuitive AML package closing functionsJakub Czapiga2021-03-221-1/+0
* pciexp_device: Rewrite LTR configurationNico Huber2021-03-151-6/+4
* device: Give `pci_ops.set_L1_ss_latency` a proper nameNico Huber2021-03-121-2/+2
* soc/intel/commmon: Include Alder Lake device IDsVarshit Pandya2021-01-221-0/+10
* soc/intel/common/pcie: Allow pcie_rp_group table to be non-contiguousFurquan Shaikh2021-01-182-6/+8
* soc/intel/common/pcie: Add helper function for getting mask of enabled portsFurquan Shaikh2021-01-122-0/+43
* soc/intel/common: Add PCIe Runtime D3 driver for ACPIDuncan Laurie2020-11-206-0/+363
* soc/intel/common: Include Alder Lake device IDsSubrata Banik2020-08-051-0/+40
* src: Never set ISA Enable on PCI bridgesAngel Pons2020-07-281-3/+2
* soc/intel/common/block/pcie: Select ASPM on mainboard basisChristian Walter2020-07-121-2/+10
* treewide: Remove "this file is part of" linesPatrick Georgi2020-05-112-2/+0
* soc/intel/common: Use SPDX for GPL-2.0-only filesAngel Pons2020-04-062-26/+4
generated by cgit v1.2.3 (git 2.25.1) at 2024-07-14 11:43:11 +0000