index
:
coreboot.git
24.02_branch
4.1
4.10_branch
4.11_branch
4.12_branch
4.14_branch
4.15_branch
4.16_branch
4.18_branch
4.19_branch
4.2
4.20_branch
4.22_branch
4.3
4.4
4.8_branch
classic-2014.10
coreboot-v1
coreboot-v3
main
master
rampayload
Coreboot firmware sources
coreboot
summary
refs
log
tree
commit
diff
stats
log msg
author
committer
range
path:
root
/
src
/
soc
Commit message (
Expand
)
Author
Age
Files
Lines
*
soc/intel: transition full control over PM Timer from FSP to coreboot
Michael Niewöhner
2021-10-17
7
-2
/
+66
*
soc/intel/{skl,cnl,dnv}: disable PM ACPI timer if chosen
Michael Niewöhner
2021-10-17
5
-0
/
+32
*
soc/intel: implement ACPI timer disabling per SoC and drop common code
Michael Niewöhner
2021-10-17
13
-28
/
+5
*
soc/intel: move disabling of PM Timer to SoC PMC code
Michael Niewöhner
2021-10-17
10
-45
/
+45
*
soc/intel/common: add possiblity to override GPE0 to acpi_fill_soc_wake
Michael Niewöhner
2021-10-17
2
-8
/
+10
*
soc/intel/common/acpi: drop `RTC_EN` from static wake bits mask
Michael Niewöhner
2021-10-17
1
-1
/
+1
*
soc/intel: deduplicate acpi_fill_soc_wake
Michael Niewöhner
2021-10-17
8
-105
/
+1
*
soc/intel/skylake: switch to common GNVS
Michael Niewöhner
2021-10-17
2
-91
/
+1
*
soc/intel/common: add SGX fields to GNVS
Michael Niewöhner
2021-10-17
2
-0
/
+7
*
soc/amd/stoneyridge/include/iomap: rename I2C[ABCD]_BASE_ADDRESS defines
Felix Held
2021-10-16
4
-16
/
+16
*
soc/intel/dnv_ns: enable uCode PM Timer emulation
Michael Niewöhner
2021-10-16
2
-0
/
+3
*
soc/intel/pmc: add a note about legacy OSes/payloads to PM Timer Kconfig
Michael Niewöhner
2021-10-16
1
-0
/
+7
*
soc/intel/{common,skl}: set ACPI_FADT_PLATFORM_CLOCK based on Kconfig
Michael Niewöhner
2021-10-16
2
-4
/
+8
*
soc/amd/common: move configure_espi_with_mb_hook implementation
Felix Held
2021-10-15
2
-5
/
+8
*
soc/amd: make configure_espi_with_mb_hook call conditional
Felix Held
2021-10-15
3
-10
/
+13
*
soc/amd/common/include/espi: rename configure_espi
Felix Held
2021-10-15
3
-3
/
+3
*
soc/amd/stoneyridge/acpi/sb_fch: use I2C[ABCD]_BASE_ADDRESS defines
Felix Held
2021-10-15
1
-4
/
+4
*
soc/amd/stoneyridge/include/iomap: drop I2C_BUS_ADDRESS(x) macro
Felix Held
2021-10-15
1
-7
/
+4
*
soc/amd/common/block/i2c: implement proper read_resource
Felix Held
2021-10-15
5
-22
/
+6
*
soc/intel/common/cse: Split CSE metadata into two CBFS files
Furquan Shaikh
2021-10-15
4
-53
/
+86
*
soc/intel/cannonlake: Enable Energy/Performance Bias control
Angel Pons
2021-10-15
1
-0
/
+1
*
soc/qualcomm/sc7280: Enable compression of SHRM
Shelley Chen
2021-10-15
2
-5
/
+15
*
soc/amd/cezanne,picasso/uart: implement read_resource
Felix Held
2021-10-15
2
-2
/
+12
*
Revert "vboot_logic: Set VB2_CONTEXT_EC_TRUSTED in verstage_main"
Hsuan-ting Chen
2021-10-15
3
-5
/
+0
*
soc/amd/common/block/lpc: simplify eSPI part of Makefile
Felix Held
2021-10-15
1
-8
/
+1
*
soc/intel/alderlake: fix NULL pointer dereference
Selma Bensaid
2021-10-15
1
-5
/
+7
*
soc/intel/broadwell/pcie.c: Simplify AND-mask
Angel Pons
2021-10-15
1
-2
/
+2
*
soc/intel/common/cse: Reorganize firmware update checks for CSE Lite
Furquan Shaikh
2021-10-14
1
-57
/
+61
*
soc/amd/common/acpi/upep: Add Low Power State Entry Notifications
Karthikeyan Ramasubramanian
2021-10-14
1
-6
/
+28
*
src/soc/amd/cezanne: enable clock gating
Julian Schroeder
2021-10-13
2
-0
/
+34
*
soc/intel/common/tcss: Optimize USB-C DP flow and code structure
Derek Huang
2021-10-13
2
-39
/
+43
*
soc/intel: drop P_BLK support
Michael Niewöhner
2021-10-13
14
-76
/
+9
*
soc/amd/common/block/spi: Support fast speed override
Karthikeyan Ramasubramanian
2021-10-13
2
-0
/
+7
*
soc/amd/common: Add support to read and set SPI speeds from verstage
Karthikeyan Ramasubramanian
2021-10-13
6
-4
/
+12
*
soc/amd/common/block/espi_util: Refactor eSPI Setup
Karthikeyan Ramasubramanian
2021-10-13
5
-22
/
+17
*
soc/amd/*: Enable ACPIMMIO decode first in fch_pre_init
Felix Held
2021-10-13
3
-3
/
+9
*
soc/mediatek/mt8192: add tracker dump
Zhenguo Li
2021-10-13
3
-4
/
+11
*
soc/mediatek/mt8195: add tracker dump
Zhenguo Li
2021-10-13
5
-5
/
+176
*
soc/amd/cezanne,soc/intel/common: rework CPPC table generation
Michael Niewöhner
2021-10-13
1
-148
/
+29
*
soc/amd/common/block/include/psp_efs: use unsigned type for bitfield
Felix Held
2021-10-12
1
-2
/
+2
*
soc/intel: replace dt option PmTimerDisabled by Kconfig
Michael Niewöhner
2021-10-12
15
-49
/
+19
*
soc/intel/cannonlake: Lock PKG_CST_CONFIG_CONTROL MSR
Angel Pons
2021-10-12
1
-1
/
+2
*
soc/intel/*/cpu.c: Add missing space in comment
Angel Pons
2021-10-12
7
-7
/
+7
*
soc/amd/cezanne/include/southbridge: add some more PM register defines
Felix Held
2021-10-11
1
-0
/
+4
*
soc/amd/common/include/lpc: add definitions for LPC LDRQ control bits
Felix Held
2021-10-11
2
-0
/
+8
*
soc/intel/tigerlake: Add ACPI addition for USB4/TBT latency optimization
John Zhao
2021-10-11
1
-0
/
+59
*
drivers/intel/dptf: Add support for PCH methods
Sumeet Pawnikar
2021-10-11
1
-4
/
+10
*
soc/intel/dnv_ns: drop redundancies from soc_fill_fadt
Michael Niewöhner
2021-10-11
1
-26
/
+0
*
soc/intel/dnv_ns: add the Kconfig value for CPU_XTAL_HZ
Michael Niewöhner
2021-10-09
1
-0
/
+3
*
soc/intel/tigerlake: Hook up GMA ACPI brightness controls
Tim Crawford
2021-10-07
4
-0
/
+28
[next]