summaryrefslogtreecommitdiffstats
path: root/src
Commit message (Expand)AuthorAgeFilesLines
...
* soc/soc/intel: Add UFS device with ref-clk-freq propertyMeera Ravindranath2022-08-034-0/+59
* soc/amd/sabrina/fch: enable XTAL pad disabling in S0i3Felix Held2022-08-032-0/+2
* mb/google/herobrine: Add support to enable displayVinod Polimera2022-08-032-0/+41
* qualcomm/sc7280: Add support for edp and mdp driverVinod Polimera2022-08-0311-0/+3016
* commonlib: Add support for rational number approximationVinod Polimera2022-08-033-0/+120
* soc/intel/alderlake: Configure DDR5 Physical channel width to 64Meera Ravindranath2022-08-021-1/+1
* mb/google/dedede/var/pirika: Add Elan touchscreen supportFrankChu2022-08-021-1/+21
* mb/google/brya/var/ghost: Enable AMP powerEric Lai2022-08-021-2/+2
* mb/system76: Change touchpad detection methodTim Crawford2022-08-0212-14/+14
* mb/google/geralt: Enable Chrome ECRex-BC Chen2022-08-025-7/+26
* soc/intel/alderlake: Add IRQ constraints for CPU PCIe portsTim Crawford2022-08-021-0/+6
* mb/google/nissa/craask: Add eMMC DLL tuning valueSimon Yang2022-08-021-0/+45
* mb/google/rex: Enable CSE Lite SKUSubrata Banik2022-08-021-0/+1
* vc/google/elog: Record vboot FW boot information into elogSubrata Banik2022-08-022-2/+32
* soc/amd/common/block/apob/apob_cache.c: Add assert for APOB DRAM sizeFred Reitberger2022-08-013-4/+7
* soc/qualcomm: Fill coreboot table with PCIe infoVeerabhadrarao Badiganti2022-08-011-0/+11
* mb/google/herobrine: Add PCIe domain supportVeerabhadrarao Badiganti2022-08-011-0/+3
* soc/qualcomm/sc7280: Enable PCIe driverPrasad Malisetty2022-08-015-1/+287
* mb/google/brya: Disable the Package C-state demotionZhixing Ma2022-08-011-0/+4
* include: Add SPDX-License-Identifiers to files missing themMartin Roth2022-08-0150-2/+98
* Revert "UPSTREAM: soc/amd/sabrina,vc/amd/fsp/sabrina: Add UART support for Sa...Karthikeyan Ramasubramanian2022-08-012-24/+2
* soc/amd/sabrina: Enable HW Modexp engineKarthikeyan Ramasubramanian2022-08-012-2/+8
* drivers/elog: Use format stringMatei Dibu2022-08-011-1/+1
* soc/qualcomm: Add PCIe supportPrasad Malisetty2022-07-313-0/+956
* vendorcode/intel/fsp: Fix wrong licenseBora Guvendik2022-07-301-28/+9
* mb/hp/z220_series: Improve the port for z220_sff_workstationBill XIE2022-07-302-2/+6
* mb/google/brask/variants/moli: Add DPTF setting in MoliRaihow Shi2022-07-301-0/+74
* security/vboot: Simplify image signingJakub Czapiga2022-07-301-31/+13
* arch/x86/acpi: Replace Store() with ASL 2.0 syntaxFelix Singer2022-07-302-26/+26
* arch/x86/acpi: Replace And() with ASL 2.0 syntaxFelix Singer2022-07-301-3/+3
* arch/x86/acpi: Replace LNotEqual(a,b) with ASL 2.0 syntaxFelix Singer2022-07-301-3/+2
* arch/x86/acpi: Replace LLess(a,b) with ASL 2.0 syntaxFelix Singer2022-07-302-8/+8
* arch/x86/acpi: Replace Add(a,b,c) with ASL 2.0 syntaxFelix Singer2022-07-291-2/+2
* mb/google/rex: Perform display configuration overrideSubrata Banik2022-07-291-0/+11
* mb/google/nissa/var/pujjo: Enable OZ711LV2LN SD card controllerStanley Wu2022-07-291-0/+1
* mb/google/rex: Add LP5 RAM IDsTarun Tuli2022-07-293-0/+6
* soc/mediatek/mt8188: Add SPI supportLiya Li2022-07-293-1/+102
* soc/mediatek: Create GET_TICK_DLY_REG macro for SPI tick delay settingRex-BC Chen2022-07-296-8/+13
* mb/google/geralt: Initialize RTC and clk_buf in romstageRex-BC Chen2022-07-291-0/+4
* soc/mediatek/mt8188: Add clk_buf support in romstageSong Fan2022-07-291-0/+1
* soc/mediatek/mt8188: Add RTC supportSong Fan2022-07-292-0/+94
* soc/mediatek: Move common definitions from rtc.h to rtc_reg_common.hRex-BC Chen2022-07-295-528/+163
* soc/mediatek/mt8188: Add AUXADC supportHui Liu2022-07-293-0/+35
* soc/mediatek: Move struct mtk_auxadc_regs to auxadc_common.hRex-BC Chen2022-07-295-44/+11
* mb/google/rex: Enable CNVi BT CoreSubrata Banik2022-07-291-0/+3
* mb/google/brya/var/ghost: Enable CS42L42 codecEric Lai2022-07-293-2/+21
* mb/google/brya/var/ghost: Update all I2C buses speed to fastEric Lai2022-07-291-23/+5
* mb/google/brya: Create gaelin variantRaymond Chung2022-07-295-0/+28
* soc/intel/alderlake: Add missing TDP and Power Limits for ADL-SMichał Żygowski2022-07-292-1/+53
* soc/intel/alderlake: Set VccIn Aux Imon IccMax for ADL-S 4+0 and 2+0Michał Żygowski2022-07-291-0/+2
generated by cgit v1.2.3 (git 2.25.1) at 2024-05-12 01:32:38 +0000