summaryrefslogtreecommitdiffstats
path: root/drivers/clk/renesas/rzg2l-cpg.h
Commit message (Expand)AuthorAgeFilesLines
* clk: renesas: rzg2l: Fix CPG_SIPLL5_CLK1 register writeBiju Das2023-05-231-3/+0
* clk: renesas: rzg2l: Don't assume all CPG_MOD clocks support PMLad Prabhakar2022-10-281-0/+4
* clk: renesas: Add RZ/V2M support using the rzg2l driverPhil Edworthy2022-05-061-0/+1
* clk: renesas: rzg2l: Add support for RZ/V2M reset monitor regPhil Edworthy2022-05-051-2/+8
* clk: renesas: rzg2l: Make use of CLK_MON registers optionalPhil Edworthy2022-05-051-0/+3
* clk: renesas: rzg2l: Set HIWORD mask for all mux and dividersPhil Edworthy2022-05-051-4/+5
* clk: renesas: rzg2l: Add read only versions of the clk macrosPhil Edworthy2022-05-051-0/+9
* clk: renesas: rzg2l: Move the DEF_MUX array size calc into the macroPhil Edworthy2022-05-051-7/+9
* clk: renesas: rzg2l: Add DSI divider clk supportBiju Das2022-05-051-0/+11
* clk: renesas: rzg2l: Add PLL5_4 clk mux supportBiju Das2022-05-051-0/+10
* clk: renesas: rzg2l: Add FOUTPOSTDIV clk supportBiju Das2022-05-051-0/+23
* clk: renesas: Add support for RZ/G2UL SoCBiju Das2022-04-131-0/+1
* clk: renesas: rzg2l-cpg: Add support for RZ/V2L SoCBiju Das2022-02-101-0/+1
* clk: renesas: r9a07g044: Add mux and divider for G clockBiju Das2021-12-081-0/+4
* clk: renesas: rzg2l: Add CPG_PL1_DDIV macroBiju Das2021-11-191-0/+2
* clk: renesas: rzg2l: Add missing kerneldoc for resetsGeert Uytterhoeven2021-11-151-0/+3
* clk: renesas: r9a07g044: Add SDHI clock and reset entriesBiju Das2021-10-081-0/+4
* clk: renesas: rzg2l: Add SDHI clk mux supportBiju Das2021-10-081-0/+12
* clk: renesas: r9a07g044: Add clock and reset entries for SPI Multi I/O Bus Co...Lad Prabhakar2021-10-081-0/+3
* clk: renesas: rzg2l: Add support to handle coupled clocksBiju Das2021-09-241-1/+10
* clk: renesas: r9a07g044: Add ethernet clock sourcesBiju Das2021-09-241-0/+3
* clk: renesas: rzg2l: Add support to handle MUX clocksBiju Das2021-09-241-0/+12
* clk: renesas: Rename renesas-rzg2l-cpg.[ch] to rzg2l-cpg.[ch]Geert Uytterhoeven2021-07-191-0/+155